AMENDMENTS TO THE CLAIMS

Please amend the claims as indicated in the following listing of all claims:

1. (Original) A method of executing a single instruction parallel multiply-add function on a processor, the method comprising:

providing the processor with an opcode indicating a parallel multiply-add instruction; providing the processor with a first, a second and a third value, wherein each of the values comprises two or more operand components;

- multiplying first operand components of the first and the second values to generate a first intermediate value;
- multiplying second operand components of the first and the second values to generate a second intermediate value;
- adding a first operand component of the third value to the first intermediate value to generate a first result value;
- adding a second operand component of the third value to the second intermediate value to generate a second result value;
- storing the first result value in a first portion of a result location; and storing the second result value in a second portion of the result location.
- 2. (Original) The method of claim 1, wherein the first, second and third values are stored in respective source registers of the processor specified by the parallel multiply-add instruction, and the first and the second result values are stored in a destination register of the processor specified by the parallel multiply-add instruction.

3. (Cancelled).

- 4. (Original) The method of claim 1, wherein the processor is pipelined and the single instruction is executed with a throughput of one instruction every 2 cycles.
- 5. (Withdrawn) A method of executing a single instruction conditional pick function on a processor, the method comprising: